

Low Power High Speed Power Gating Structure with Intermediate Sleep Mode for Single V_t CMOS Circuit

Megha Agarwal

Department of Electronics and Communication Engineering, ABES-EC, Ghaziabad, U.P., India

ABSTRACT

To reduce the wake up time and leakage power, we have realized the power gating structure with intermediate sleep mode. In this technique, we operate the sleep transistor at gate voltage ($0 < V_g < V_{th}$) during sleep mode. Due to which the virtual ground node potential (V_{gnd}) of the sleep transistor decreases. This reduction in V_{gnd} reduces the wake up time. But at the same time, the reduction in V_{gnd} increases the leakage current by some amount. So, the optimum point is obtained by varying V_g from 0 to V_{th} , which provides the minimum wake up time and leakage current in the circuit. In addition to the minimization of wake up time, operating the circuit at this optimum point limit the maximum value of short circuit current. To establish the usefulness of proposed approach, the power gating structure with intermediate sleep mode has been compared with conventional structure. Simulation result shows that power gating structure with intermediate sleep mode can provide 20% reduction in wake up time and 45% reduction in short circuit current as compared to conventional power gating structure.

Keywords - leakage current, power gating, power mode transition, short circuit current, wake up time.

I. INTRODUCTION

Power consumption is one of the top concern of Very Large Scale integration (VLSI) circuit design, for which Complementary Metal Oxide Semiconductor (CMOS) is the primary technology. Power consumption of CMOS consists of dynamic and static components. As the technology is shrinking static component is becoming dominating component as compared to dynamic component. Static power dissipation is mainly contributed by sub threshold current conduction, Band to Band tunneling current, punch through and Gate oxide tunneling. The sub threshold current is predominant of the entire leakage current source and becomes extremely challenging for the researchers and future silicon technologies.

There are several different techniques that can be used to tackle the leakage from various angles [1]-[6]. Power gating is one well known way of reducing leakage, and it continues to be applied to very deep sub micrometer CMOS technologies. There has been a lot of work [7]-[9] on power gating structure technique, which uses the MOSFET switch to gate or cut off, a circuit from its power rails during standby mode. However, without a clear understanding of the technique, the negative effect of power gating and the range of device options may overwhelm the potential benefits. The power gating switch is typically positioned between the circuit and the power supply rail or between the circuit and ground rail.

During active operation, the power gating switch remains on, supplying the current that the circuit uses to operate.

During standby mode, turning off the power gating structure reduces the current dissipated through circuit. Since the switch gates the power when the circuit is in standby mode, it is commonly called a sleep transistor [10]-[11].

By turning off the sleep transistor during sleep period, all the internal capacitive nodes of the logic blocks and the virtual ground rail charge-up to a steady state value close to V_{DD} , strongly suppressing leakage current. However, when the virtual ground rail is restored to its nominal value, there is a potentially significant "wake up" overhead associated with discharging the virtual ground rail capacitance back to ground [12]-[13]. Because of sudden discharge of virtual ground rail capacitance a significant amount of short circuit current flow in the circuit. Additionally, waking up a logic block affects other nearby logic through ground bounce due to large associated instantaneous current spike that occur while discharging the virtual ground rail [14]-[16]. In this paper, basically these problems have been explored, and a robust power gating structure with effective power mode transition strategy is presented.

II. POWER GATING STRUCTURE

In this technique, a sleep transistor is added between the actual ground rail and circuit ground (called virtual ground) [7]. Sleep transistors

disconnect logic cells from the power supply and/or ground to reduce the leakage in sleep mode. More precisely, this can be done by using one pMOS transistor and one nMOS transistor in series with the transistors of each logic block to create a virtual ground and a virtual power supply as depicted in the left-hand side of Fig. 1. In practice, only one transistor is necessary. Because of the lower on-resistance, nMOS transistors are usually used. In the ACTIVE state, the sleep transistor is on. Therefore, the circuit functions as usual. In the STANDBY state, the transistor is turned off, which disconnects the gate from the ground.




Fig 1. Power gating structure

Active mode: When our logic circuit is in use, or some switching activity is happening in the circuit, then this mode of operation is known as active mode. During the active mode, SLEEP = 1 and sleep transistor is on.

Standby mode: When our logic circuit is not in use or no switching activity is happening, then the logic circuit is said to be in Standby mode or sleep mode. In this mode sleep = 0 and both the sleep transistor will be turned off.

III. KEY OBSERVATIONS

It is a well-known fact that there is no need to have both nMOS and pMOS sleep transistors to encapsulate a logic cell. In particular, nMOS sleep transistors can be used to separate the (actual) ground from the virtual ground of the logic cell.




Fig 2. Chain of four inverter with an nMOS sleep transistor

Consider the inverter chain shown in Fig. 2 which is connected to the ground through an nMOS sleep transistor. If the input of the circuit is low, then, in the active mode (i.e. SLEEP=1), $V_A = V_C = V_E = V_G = 0$, and $V_B = V_D = V_{DD}$. When entering the sleep mode, the voltages of B and D do not change, but the voltages of C, E and G gradually increase and will be equal to nearly V_{DD} , if the sleep period is long enough (note the driver of signal A is not controlled by the SLEEP signal). This happens because the leakage through the pMOS transistors will charge up all the floating capacitances. Because of the charging of virtual ground rail capacitance the following effects will occur in the power gating structure.

A. Wake Up Time

Wake up time is the time required to turn on the circuit upon receiving the wake up signal [12]. As it is explained that because of leakage current through pMOS transistor the virtual ground node (G) capacitance will charge up to a steady state value near V_{DD} . During mode transition, while turning on the sleep transistor, virtual ground rail capacitance discharges to restore its nominal value. So, there is a potentially significant "wake-up" time associated with discharging the virtual ground rail capacitance back to ground. Higher the value of V_{gnd} higher the wake up time.

B. Short circuit current

As it is explained the voltages of C, E and G gradually increase and will be equal to nearly V_{DD} . During mode transition voltage of G quickly reaches its final value, the voltages of C and E are still between zero and V_{DD} . This results in a significant amount of short circuit current in the logic cells driven by nodes C and E since these nodes turn on both transistors of the inverters present in their fanout. The current flowing through the sleep transistor is the result of not only discharging the accumulated charge in some intermediate nodes (i.e., C, E and G in the inverter chain), but also the short circuit current flowing through some logic cells of the circuit (e.g., the third inverter in the chain which is driven by signal C) flows. The short circuit current in the circuit depends upon the amount of charge it has to discharge during mode transition, which in turn depends upon the virtual ground node potential (V_{gnd}). Higher V_{gnd} results in higher short circuit current.

C. Ground Bounce

The amount of instantaneous current that can flow through the sleep transistor during mode transition is much larger than the active mode current. The current surge creates inductively

induced voltage fluctuations in the power distribution network [16].

IV. POWER GATING STRUCTURE WITH INTERMEDIATE SLEEP MODE




Fig 3. Simplified circuit for V_{gnd} model

Let us assume that the during sleep mode sleep transistor operates in the weak inversion region and the leakage of the logic circuit can be approximated by the leakage of a single transistor of effective width $W_{circuit}$. Under the assumption that the sleep transistor is biased in the weak inversion region, the steady state potential V_{gnd} can be obtained by matching the leakage current of the logic circuit with the leakage of the sleep transistor.

$$I_{leakage}(circuit) = I_{leakage}(sleep) \quad (1)$$

$$V_{gnd} = \frac{-V_g + Ss \log\left(\frac{W_{circuit}}{W_{sleep}}\right) + \eta V_{DD}}{2\eta} \quad (2)$$

Here, η is the DIBL coefficient, Ss is the subthreshold slope, V_{DD} is the supply voltage V_g is the gate voltage of sleep transistor, I_o is constant, V_{gnd} is the virtual ground voltage, W_{sleep} is the sleep transistor width, $W_{circuit}$ is the width of the logic circuit.

The equation (2) shows that the steady state V_{gnd} is linearly dependent on sleep transistor gate voltage V_g with a negative slope. If the footer gate voltage is increased, it results in a decrease in the virtual ground potential and vice versa. Hence, V_{gnd} potential in the sleep mode can be effectively controlled by the gate voltage of the sleep transistor. So, V_{gnd} can be effectively controlled by V_g of sleep transistor.

So far now, we operate the circuit only in two modes sleep mode ($V_g=0V$) and active mode ($V_g=V_{DD}$). But by exploiting the equation (2) we can

operate the circuit with intermediate sleep modes with voltage range ($0 < V_g < V_{th}$). And each mode represent a different tradeoff between wake up and leakage saving. And there exist an optimum point where we get minimum wake up time and minimum leakage. Impact of power gating structure with intermediate sleep mode on various parameter are as follow.

A. Wake up time

$$T_{wakeup} = \frac{C_c V_{gnd}}{I_{on}} \quad (3)$$

Here, I_{on} is the on current of sleep transistor during turn on.

From equation (3) we can see that wake up time increases with V_{gnd} and vice versa. So, on operating sleep transistor at optimum point with gate voltage ($0 < V_g < V_{th}$) V_{gnd} decreases by equation (2). And hence wake up time also get reduced.

B. Short circuit current

If the circuit is operated at optimum point then V_{gnd} will be reduced by equation (2). So, the total amount of charge which needs to be discharged decreases, which in turn decreases the amount of short circuit current that flows in the circuit.

C. Ground Bounce

The ground bounce depends upon the short circuit current. If the short circuit current gets reduced then the ground bounce can also be reduced. So, by operating the circuit at optimum point short circuit current gets reduced, which in turn reduces the ground bounce in the nearby circuit.

D. Leakage Current

Power gating structure controls the leakage current by raising the virtual ground node potential. Thereby decreasing the effective voltage across the logic during sleep mode and leads to reduction in leakage current. So, larger the value of V_{gnd} larger is the leakage savings. But by operating the circuit at optimum point ($0 < V_g < V_{th}$) virtual ground node potential decreases which increases the leakage current by some amount.

So, the power gating structure with intermediate sleep mode shows a significant improvement over the conventional power gating structure in terms of wake up time, short circuit current and ground bounce. However leakage current increases by some amount in the former case, but that can be ignored because of all the advantages what we get in this case.

V. SIMULATION RESULTS AND ANALYSIS

To substantiate the importance of this topology, the chain of four inverters (fig. 2) with sleep transistor in 0.25 μm and 0.18 μm technology has been simulated. The supply voltage is 2.5 V and 1.8V respectively. The following observations has been made from the simulation results.

A. Virtual Ground Potential

Virtual ground potential (V_{gnd}) is the key parameter to control the wake up latency and leakage current in power gating structure. Fig 4 and 5 shows the effect of sleep transistor gate bias (V_g) on V_{gnd} for 0.25 μm and 0.18 μm technology. From the figure we can observe that on increasing V_g from 0 to V_{th} , the V_{gnd} has been decreasing approximately linearly. Noteworthy point is that for 0.25 μm technology V_{gnd} is decreasing only for the voltage range ($0 < V_g < 0.35$ V) subsequently it becomes constant. For 0.18 μm technology range is ($0 < V_g < 0.3$ V).




Fig. 4 Effect of Sleep transistor gate bias voltage on virtual ground potential (0.25 μm)




Fig. 5 Effect of Sleep transistor gate bias voltage on virtual ground potential (0.18 μm)

B. Wake up time

It is the time required to turn on the circuit upon receiving the wake up signal. Its dependence on the virtual ground potential (V_{gnd}) can be given by equation(3), which clearly depicts that wake up time increases with V_{gnd} and V_{gnd} as shown in figure 4 and 5 decreases with V_g . Hence wake up time decreases with V_g .

C. Leakage versus wake up time trade off

Leakage current is control by raising the virtual ground node Potential Figure 6 and figure 7 shows leakage current versus wake up time tradeoff. As wake up time decreases with V_g and leakage current increases with V_g . So there exist a optimum point where we get minimum wake up time and minimum leakage current. For 0.25 μm technology optimum point is $V_g=0.17$ V and for 0.18 μm technology optimum point is $V_g=0.19$ V. However, by operating the circuit at this point leakage current increases by small amount, but at the same time reduction in wakeup time is also achieved which is the main area of focus. Percentage reduction in wake up time by operating the circuit at optimum point as compared to base case i.e. $V_g=0$ V is 16% for 0.25 μm technology and 20% for 0.18 μm technology.




Fig. 6 Leakage current Vs wake up time tradeoff (0.25 μm)




Fig. 7 Leakage current Vs wake up time tradeoff (0.18 μm)

D. Short circuit current

It is the total current which flows to the ground during modetransition [14]. It also depends on the virtual ground potential. Higher the value ofVgnd larger the short circuit current in the circuit. Because it has to discharge morecharge to the ground during mode transition. On operating the circuit at $V_g = 0.17$ i.e. at optimum point, the Vgnd is less as compared to base case $V_g = 0V$. So, areduction in short circuit current is also obtained by operating the circuit ato optimum point

E. Ground Bounce

By turning off the sleep transistor during the sleep period, all theinternal capacitive nodes of the logic blocks and the virtual ground rail charge-up to a steady-state value close to V_{DD} . And during mode transition because of the sudden discharge of virtual ground rail capacitance a significant amount of shortcircuit current flow in the circuit. This short circuit current creates current surgeselsewhere. Because of the self-inductance of the off-chip bonding wires and theparasitic inductance inherent to the on-chip power rails, these surges result involtage fluctuations in the power rails. If the magnitude of the voltage surge ordrop is greater than the noise margin of a circuit, that circuit may erroneously latchto the wrong value or switch at the wrong time. This is known as ground bounce. Ground bounce depends on the short circuit current flowing in the circuitduring mode transition. If short circuit current is less than the ground bounce canbe reduce. From the results we can see that by operating circuit ato optimum point,the short circuit current has been reduce, so the proposed techniquereduces the problem of ground bounce also .

Table.1 and 2 represent the reduction in wake up time and short circuit current at optimum point as compared to base case $V_g = 0V$ in the chain of four inverter.

Table 1. Summary of results for 0.25 um technology

	Base case($V_g=0V$)	With intermediate sleep mode ($V_g=0.17V$)	% Reduct ion
Normalized wake up time	1	0.84	16%
Short circuit current	142uA	100uA	30%

Table 2. Summary of results for 0.18um technology

	Base case($V_g=0V$)	With intermediate sleep mode ($V_g=0.19V$)	% Reduction
Normalized wake up time	1	0.80	20%
Short circuit current	190uA	100uA	45%

VI. CONCLUSION AND FUTURE SCOPE

To reduce the wake up time and leakage power, we have realized the power gatingstructure with intermediate sleep mode. In this technique, we operate the sleep transistor atgate voltage ($0 < V_g < V_{th}$) during sleep mode. Due to which the virtual ground nodepotential (Vgnd) of the sleep transistor decreases. This reduction in Vgnd reduces the wakeup time. But at the same time, the reduction in Vgnd increases the leakage current by someamount. So, the optimum point is obtained by varying V_g from 0 to V_{th} , which providesminimum wake up time and leakage current in the circuit.

In addition to the minimizationof wake up time, operating the circuit at this optimum point limits the maximum value ofthe short circuit current. Reduction of short circuit current also reduces the voltage fluctuation in power rail. To establish the usefulness of proposed approach the powergating structure with intermediate sleep mode has been compared with the conventionalstructure. In conventional power gating structure, we operate the sleep transistor at $V_g=0V$ during sleep mode. Simulation results for the proposed approach shows that by operatingthe circuit at $V_g=0.17V$, 16% reduction in wake up time and 30% reduction in total shortcircuit current is obtained for 0.25um technology as compared to base case $V_g = 0V$.Whereas 20% and 45% respectively reduction is obtained for 0.18um technology at $V_g = 0.19V$ as compared to base case. The proposed approach can significantly improve theperformance of single V_t CMOS circuits in terms of wake up time and leakage power.

REFERENCES

[1] Anjana R, Dr. Ajay kumar somkuwar, "Analysis of Sub threshold leakage reduction techniques in Deep Sub Micron Regime for CMOS VLSI circuits",

- International conference on emerging trends in VLSI*, pp. 1-5, 2013.
- [2] V . K . Arnim, E. Borinski, P . Seegebrecht, H. Fiedler, R. Brederlow, R . Thewes, J Berthold, and C . Pacha, "Efficiency of Body Biasing in 90-nm CMOS for LowPower Digital Circuits," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 7, pp. 1 549- 1556, 2005.
- [3] S. Narendra, V. D. S. Borkar, D. Antoniadis, and A. Chandrakasan, "Scaling of stack effect and its application for leakage reduction," in *Proc. Int. Symp. Low Power Electron. Des.*, 2001, pp. 195-200.
- [4] Saibal Mukhopadhyay, Cassandra Neau, Riza Tamer Cakici, Amit Agarwal, Chris H. Kim, Kaushik Roy, "Gate Leakage Reduction for Scaled Devices Using Transistor Stacking" *IEEE Transaction on Very Large Scale Integration(VLSI) Systems*, Vol. 11 , no. 4, August 2003.
- [5] Abdollahi, F. Fallah, and M. Petra, "Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 12, no. 2, pp. 140- 154, 2004.
- [6] Kaushik Roy, Saibal mukhopadhyay, Hamid Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Sub micrometer CMOS Circuits" *Proceedings of the IEEE*, Vol. 91, NO. 2, February 2003.
- [7] Mohab Anis, Shawki Areibi* , Mohamed Mahmoud and Mohamed Elmasry, "Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique" in *DAC 2002*.
- [8] J. Kao, A. Chandrakasan, and D. Antoniadis, "Transistor sizing issues and tool for multi-threshold CMOS technology," in *Proc. Design Autom. Conf.*, 1997, pp. 409-414.
- [9] J. Kao, S. Narendra, and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns," in *Proc. Design Autom. Conj 1 998*, pp. 495-500.
- [10] S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-Vpower supply high-speed digital circuit technology with multithresholdCMOS" *IEEE J Solid-State Circuits*, vol. 30, no. 8 pp. 847-8 54, Aug. 1995.
- [11] K. Kumagai, J. Iwaki, H. Suzuki, T. Yamada, and S. Kurosawa, "A novel powering-down scheme for low Vt CMOS circuits," in *Proc. IEEE Symp. VLSICircuits*, 1998, pp. 44-45.
- [12] Afshin Abdollahi, Farzan Fallah, and Massoud Pedram "A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design" *IEEE Transaction on Very Large Scale Integration(VLSI) Systems*, vol. 15 , no.1 , January 2007.
- [13] Abdollahi, F. Fallah, and M. Pedram, "An effective power mode transition technique in MTCMOS circuits," in *Proc. ACM/IEEE Des. Autom. Conf*, 2005, pp. 37--42.
- [14] Da-Cheng Juan, Yu-Ting Chen, Ming-Chao Lee, Shih-Chieh Chang, "An Efficient Wake-Up Strategy Considering Spurious Glitches Phenomenon for Power Gating Designs", *IEEE Transactions on VLSI*, Vol. 18 no. 1, 2010.
- [15] Singh, R., Jong-Kwan Woo, Hyunjoong Lee, So Young Kim, Suhwan Kim , "Power-Gating Noise Minimization by Three-Step Wake-Up Partitioning" *IEEE Transactions on Circuits and Systems*, Vol. 58 no. 4, 2012.
- [16] Suhwan Kim, Chang Jun Choi, Deog-Kyoon Jeong, Stephen V.Kosonocky, "Reducing Ground bounce Noise and Data Retention Voltage of Power Gating Structures" *IEEE Transaction on Electron devices*, Vol. 55 , no. 1 , January 2008 .